Abstract-Paralleling power electronics inverters is an effective way to increase dc-ac system power level. Accurately synchronized switching action and independent closed-loop regulator are necessary to prevent circulating current in paralleled inverters. There are many challenges for the controller design, when the number of paralleled inverters is large, and control period gets short for high switching frequency applications. This paper presents a single controller design based on DSP + FPGA that is suitable for paralleling multiple inverters. A simple synchronization scheme between DSP and FPGA based on universal parallel port (UPP) is proposed to eliminate the synchronization delay among inverters, and independent control of each converter can also be implemented. The controller is built for a system consisting of 4 paralleled three-level, three-phase high frequency ANPC inverters using space vector modulation, and it can be easily adopted to other topologies and modulations. Experimental results have demonstrated the effectiveness of this controller.
I. INTRODUCTION
The control stage has always been a significant part of power electronics converters. Compared to a single converter, a system consisting of multiple converters has unique requirements for controllers, such as increased number of PWM channels, accurate synchronization of switching actions, and independent control of each converter [1] [2] [3] [4] . These requirements become even more critical if multiple converters operate in parallel.
Typically, for both industrial and research applications, preferred digital implementations of the control stage are based on digital signal processors (DSPs), field-programmable gate arrays (FPGAs), and/or combinations of them. DSP is a software based processor and executes C language algorithm in a sequential manner. It is suitable for complex computation tasks and requires short development time [5] . For most power electronics applications, a fixed-point DSP chip integrated with peripherals such as A/D blocks, communication interfaces, and PWM generation modules is the simplest solution.
In comparison, FPGA is a hardware based processor that consists of many programmable logic blocks. They can be reconfigured to perform combinational functions in a paralleled manner, which saves significant time for repetitive computations. Also, FPGA has hundreds of I/O ports that can be flexibly reconfigured. It makes FPGA the ideal choice for applications that require large number of PWM channels and A/D conversions.
However, neither a single DSP nor FPGA is a good solution for controller design of multiple paralleled converters. On the one hand, the number of built-in PWM modules and A/D blocks in the DSP are not sufficient. On the other hand, fixed-point based programming in both DSP and FPGA limits the computation capabilities for advanced control algorithms. Recently, there are some advanced FPGA chips integrated with ARM cores or DSP cores on market, but both the high cost and relatively long development time/effort limit their use in fastprototyping in lab.
Distributed controller structure reported in [6] [7] [8] is one solution to controlling multi-converters, where each converter has its own DSP and communicates with each other or in a master-follower way. This structure has modularity, but the synchronization and communication of multi-processors are complicated, especially for increased number of converters in parallel. It also introduces additional synchronization delay because of long synchronization chain.
Alternatively, this paper presents the design of a single controller that consists of one fixed/floating-point DSP and one FPGA with abundant I/O resources. Properly allocating different control tasks to the DSP and FPGA, this structure fully utilizes the unique advantages of them. In fact, DSP+FPGA has been successfully used for applications such as advanced motor drive [9, 10] , thermal processing [11] , and grid-tied converters [12] , but little literature exists on the implementation for multiple paralleled converters system where synchronized switching is critical, especially for high switching frequency converters. In this paper, the proposed controller is designed for 4 three-level, three-phase ANPC inverters, and each inverter switches at 60 kHz.
Based on universal parallel ports (UPP) that connect DSP and FPGA, a simple synchronization scheme is proposed, and experimental results have shown the switching mismatch is eliminated. This controller can also be used for any other topologies and modulation strategies without changing the hardware configuration. Also, the number of converters in parallel can also be increased to more than 4. Fig. 1 usually include system level control (e.g. operating mode selection), load sharing control, zero-sequence circulating current control, modulations, interleaving angle control and protections. This paper does not focus on developing any specific control algorithm but providing a universal structure that allows all these control algorithms to be easily implemented for paralleling multiple converters.
The focused converter topology and key electrical parameters of power stage that are used for experimental demonstration are listed in Table I . The system requires 72 PWM channels in total, and all of them have to be well synchronized. There are also 12 AC currents and at least 3 AC voltages to be simultaneously sampled, at a relatively high speed to improve the performance of current controllers.
A. Allocation of Control Tasks
The selected fixed/floating-point DSP TMS320C6748 from Texas Instrument, is 456 MHz and has execution capability up to 3648 MIPS and 2746 MFLOPS. The selected FPGA Spartan-6 XC6SLX16 from Xilinx has 14579 logic cells and 232 max user I/O. As aforementioned, the DSP is good at handling floating-point calculation and suitable for complex algorithms implementation while the FPGA is proficient at doing repetitive tasks and has abundant I/O resources. To fully utilize their advantages, the control tasks listed above are assigned to DSP/FPGA as shown in Table II. Three-level space vector modulation, which is used in this design, involve several sine, cosine and square root calculations [13] . Therefore, it is separated into two parts. One is the locating of reference vector and dwell time calculation of switching vectors implemented in DSP, so-called pre-modulation in Table II . The other is the redundant vector selection and PWM generation implemented in FPGA. More detailed introduction of three-level SVM can be found in [13] . Table II Fig. 2 shows the flowchart of control structure in the DSP. A timer interrupt (60 kHz) is used as a switching cycle counter to generate the reference vector. At the beginning of each interrupt routine, calculated results from the last cycle are sent to the FPGA through the universal parallel port (UPP) bus (only unidirectional communication is used to simplify the discussion, same for following sections). Then the DSP reads the sampling results from external ADC modules, combining the control commands from the host PC, and performs computations for load sharing/circulating current control of each converter in a sequential manner. Afterwards, the pre-modulation modules calculate the location of the reference vector and dwell time of switching vectors, and then DSP waits for the next transmission. 
B. Control Structure in DSP

C. Communication between DSP and FPGA
The universal parallel port (UPP) is a high speed parallel interface with dedicated data lines and minimal control signals [14] . Fig. 4 shows the signal timing diagram for the built-in UPP module of TMS320C6748 in transmit mode with single data rate. The signals include CLOCK, START, ENABLE, WAIT and DATA. More details about signal explanations can be found in the user manual [14] from Texas Instruments. In this design, the CLOCK is 57MHz and DATA is 8-bits to achieve 456 Mbps communication speed.
As aforementioned, the DSP issues UPP transmission at the beginning of every control cycle, so the START pin has pulses with precise 16.67us interval. It can be used to synchronize the carrier of PWM generation module in the FPGA, which also has a period of 16.67 us. No other dedicated synchronization line is needed. Fig. 4 . Signal timing for UPP in transmit mode with single data rate [14] . Fig. 5 shows the programming structure in the FPGA. The UPP Receive FIFO block stores the data received from the DSP, divides and uploads (k-1)th data to four Vector Selection blocks when receiving kth data. The uploading takes only 1 clock cycle in the FPGA, which is set as 8.3 ns (120 MHz) in this design. The carrier signal, as described above, is reset to zero by the START pin (synchronization pin) to have an accurate period of 16.67 us. Each Vector Selection block has its own interleaving angle setting block, but all of them share this common carrier signal. Combining the data acquired from FIFO, these four blocks determine the switching vectors and then generate 72 independent PWM signals in total (18 for each inverter). All these 72 PWM signals can be freely programmed, not necessarily being complementary in pair. Particularly, due to the use of a common carrier, the delay of PWM signals for four converters is eliminated. Before these PWM signals go to gate drive circuits, they have to pass the Glitch Mitigation block to erase possible glitches caused by the race-hazard phenomenon. Dead Band Generation block and Protection block are also necessary for a practical design. When a fault happens, fault detection circuits set the corresponding pins of the FPGA to be low, and PWM signals are pulled down immediately. This hardware based protection only takes 1-2 system clock cycles to respond, and is much faster than software protection in the DSP. Fig. 7 shows PWM #1, #19, #37 and #55 for the switching device in the same position of inverter #1, #2, #3 and #4, respectively. The mismatch of these PWM signals is almost zero, showing a proficient switching synchronization between paralleled converters. Two 3-L, 3-P ANPC inverters are constructed and tested in parallel using the proposed controller. Fig. 8 shows the phase A currents of two inverters without interleaving. The difference between two currents is almost zero, showing an accurate synchronization and a good current sharing. 
D. Control Structure in FPGA and Syncrhonized PWM
IV. CONCLUSIONS AND FUTURE WORK
This paper presented the design of a single controller based on DSP and FPGA for paralleling multiple inverters. A simple synchronization scheme based on UPP protocol is proposed, and experimental results have shown little mismatch among PWM signals, which is important for circulating current suppression. Though circulating current can also result from inverter parameter mismatches, corresponding control algorithms can be easily implemented in C based programming in DSP. Good current sharing in paralleling test of two ANPC inverters demonstrated the effectiveness of this controller. Because of the synchronization of switching action in different converters, the interleaving angle of paralleled converters can also be freely controlled. In addition, above analysis is not limited to a specific inverter topology or modulation scheme, and the maximum number of inverters in parallel mainly depends on ADC and DSP execution speed, excluding possible synchronization delay.
